haku: @keyword temperature / yhteensä: 37
viite: 26 / 37
Tekijä: | Jose James, Rony |
Työn nimi: | Effect of temperature on mechanical shock reliability of high density WL-CSP interconnections |
Julkaisutyyppi: | Diplomityö |
Julkaisuvuosi: | 2006 |
Sivut: | v + 78 Kieli: eng |
Koulu/Laitos/Osasto: | Sähkö- ja tietoliikennetekniikan osasto |
Oppiaine: | Elektroniikan valmistustekniikka (S-113) |
Valvoja: | Kivilahti, Jorma |
Ohjaaja: | Mattila, Toni |
OEVS: | Sähköinen arkistokappale on luettavissa Aalto Thesis Databasen kautta.
Ohje Digitaalisten opinnäytteiden lukeminen Aalto-yliopiston Harald Herlin -oppimiskeskuksen suljetussa verkossaOppimiskeskuksen suljetussa verkossa voi lukea sellaisia digitaalisia ja digitoituja opinnäytteitä, joille ei ole saatu julkaisulupaa avoimessa verkossa. Oppimiskeskuksen yhteystiedot ja aukioloajat: https://learningcentre.aalto.fi/fi/harald-herlin-oppimiskeskus/ Opinnäytteitä voi lukea Oppimiskeskuksen asiakaskoneilla, joita löytyy kaikista kerroksista.
Kirjautuminen asiakaskoneille
Opinnäytteen avaaminen
Opinnäytteen lukeminen
Opinnäytteen tulostus
|
Sijainti: | P1 Ark S80 | Arkisto |
Avainsanat: | mechanical shock reliability temperature lead-free high density interconnections |
Tiivistelmä (eng): | Portable devices are exposed to different kind of loadings during their daily use. These devices are mainly stressed by the high temperatures attained during their operation, due to heat dissipation as well as mechanical shock loads caused by dropping. To make loading condition of the reliability tester to imitate the real life loading conditions more closely, the test system should simultaneously take into account the effect of temperature and mechanical shock loadings. Therefore objective of this thesis is to study the effect of temperature on the mechanical shock reliability of high-density interconnections typically used in portable devices. The type of component used in this work is a wafer level-chip scale package. Lead-free materials, which are typically used in electronics industry, were employed in the production and assembly processes of the component boards. The component boards were exposed to mechanical shock loads according to the JESD22-B 111 standard drop test. Drop testing was carried out at room temperature as well as at elevated temperatures (75, 100 and 125°C). The elevated temperatures were achieved by powering up the daisy-chain structure of the components. The temperature of the chip was measured using the integrated serpentine aluminium resistors on the silicon chip inside the component package. Average drops to failure were found to increase with increasing temperature of the device. Because strain-rate hardening of solder is reduced and solder becomes softer at elevated temperatures, the solder can accommodate stresses more effectively at elevated temperatures. This causes more drops to failure at elevated temperatures. Cross-sectional failure analyses revealed that cracks were propagating through bulk solder near the component side intermetallic layers and also through component side intermetallic layers in the samples dropped at elevated temperatures. For the samples dropped at room temperature cracks propagated only through the component side intermetallic layers. Cracking in solder bulk takes place by ductile rather than brittle manner (as in the case of intermetallic layers), increasing the energy and time needed for its propagation, this contributes to the increase in drops to failure. |
ED: | 2006-11-27 |
INSSI tietueen numero: 32671
+ lisää koriin
INSSI