search query: @instructor Honkala, Mikko / total: 15
reference: 4 / 15
Author: | Xu, Lei |
Title: | Bordered Block-Diagonal Preserved Model-Order Reduction for RLC Circuits |
Publication type: | Master's thesis |
Publication year: | 2011 |
Pages: | [8] + 40 Language: eng |
Department/School: | Radiotieteen ja -tekniikan laitos |
Main subject: | Teoreettinen sähkötekniikka (S-55) |
Supervisor: | Valtonen, Martti |
Instructor: | Honkala, Mikko |
Electronic version URL: | http://urn.fi/URN:NBN:fi:aalto-201207022689 |
OEVS: | Electronic archive copy is available via Aalto Thesis Database.
Instructions Reading digital theses in the closed network of the Aalto University Harald Herlin Learning CentreIn the closed network of Learning Centre you can read digital and digitized theses not available in the open network. The Learning Centre contact details and opening hours: https://learningcentre.aalto.fi/en/harald-herlin-learning-centre/ You can read theses on the Learning Centre customer computers, which are available on all floors.
Logging on to the customer computers
Opening a thesis
Reading the thesis
Printing the thesis
|
Location: | P1 Ark Aalto 939 | Archive |
Keywords: | bordered block-diagonal preserved model-order reduction RLC circuits circuit simulation |
Abstract (eng): | This thesis details the research of the bordered block-diagonal preserved model-order reduction (BVOR) method and implementation of the corresponding tool designed for facilitating the simulation of industrial, very large sized linear circuits or linear sub-circuits of a nonlinear circuit. The BVOR tool is able to extract the linear RLC parts of the circuit from any given typical SPICE netlist and perform reduction using an appropriate algorithm for optimum efficiency. The implemented algorithms in this tool are bordered block-diagonal matrix solver and bordered block-diagonal matrix based block Arnoldi method. |
ED: | 2011-09-09 |
INSSI record number: 42730
+ add basket
INSSI