search query: @keyword integrated circuits / total: 39
results-list
reference: 1 / 39
« previous | next »
Author:Ukkonen, Pekka
Title:Design of a delay equalizer for the baseband of an integrated radio receiver
Kantataajuisen viiveenkorjaimen suunnittelu integroituun radiovastaanottimeen
Publication type:Master's thesis
Publication year:2012
Pages:[10] + 49      Language:   eng
Department/School:Mikro- ja nanotekniikan laitos
Main subject:Piiritekniikka   (S-87)
Supervisor:Halonen, Kari
Instructor:Saari, Ville
OEVS:
Electronic archive copy is available via Aalto Thesis Database.
Instructions
close

Reading digital theses in the closed network of the Aalto University Harald Herlin Learning Centre

In the closed network of Learning Centre you can read digital and digitized theses not available in the open network.

The Learning Centre contact details and opening hours: https://learningcentre.aalto.fi/en/harald-herlin-learning-centre/

You can read theses on the Learning Centre customer computers, which are available on all floors.

Logging on to the customer computers

  • Aalto University staff members log on to the customer computer using the Aalto username and password.
  • Other customers log on using a shared username and password.

Opening a thesis

  • On the desktop of the customer computers, you will find an icon titled:

    Aalto Thesis Database

  • Click on the icon to search for and open the thesis you are looking for from Aaltodoc database. You can find the thesis file by clicking the link on the OEV or OEVS field.

Reading the thesis

  • You can either print the thesis or read it on the customer computer screen.
  • You cannot save the thesis file on a flash drive or email it.
  • You cannot copy text or images from the file.
  • You cannot edit the file.

Printing the thesis

  • You can print the thesis for your personal study or research use.
  • Aalto University students and staff members may print black-and-white prints on the PrintingPoint devices when using the computer with personal Aalto username and password. Color printing is possible using the printer u90203-psc3, which is located near the customer service. Color printing is subject to a charge to Aalto University students and staff members.
  • Other customers can use the printer u90203-psc3. All printing is subject to a charge to non-University members.
Location:P1 Ark Aalto  1530   | Archive
Keywords:integrated circuits
delay equalizer
gm-C
all-pass filter
integroidut piirit
viiveenkorjain
kokopäästösuodatin
Abstract (eng): This thesis presents an analogy second-order delay equalizer designed for the baseband of an integrated direct-conversion receiver for synthetic aperture radar.
The primary object of the thesis is to study the reliability and performance of the delay equalizer in this application.
The circuit is fabricated in a 130-nm CMOS technology.

First, the thesis introduces the basic concepts of delay equalization and its theoretical analysis.
Next, the thesis covers the circuit design of the individual circuits of the delay equalizer, which is implemented with the transconductance-capacitance technique.
Discussion on non-idealities and compensation of process variations is given.
Lastly, the simulation and measurement results are presented.

Important requirements for the delay equalizer are accurate delay characteristic and flat magnitude response, which arise from the overall system requirements.
To achieve these goals, the design takes into account two important non-idealities in the circuit, namely output conductance of the transconductors and parasitic capacitances.

As a stand-alone circuit, the delay equalizer shows good performance in simulations.
When connected to a driving buffer stage, however, the flatness of the magnitude response is degraded.
Measurements show a 2.9-dB ripple in the pass band but the delay characteristic is close to desired.
Abstract (fin): Tässä diplomityössä on suunniteltu analoginen toisen asteen viiveenkorjain integroidun synteettisen apertuurin tutkavastaanottimen kantataajuusosaan.
Työn päätavoitteena on tutkia viiveenkorjaimen toteutettavuutta ja suorituskykyä annetussa sovelluskohteessa.
Piiri on valmistettu 130 nm:n CMOS-teknologialla.

Työn alussa esitellään viiveenkorjauksen periaate ja teoreettinen analyysi.
Seuraavaksi käydään läpi transkonduktanssi-kapasitanssi -tekniikalla toteutetun viiveenkorjaimen suunnittelu osa osalta.
Samalla tarkastellaan epäideaalisuuksien ja prosessivariaatioiden vaatimia ratkaisuja.
Lopuksi esitetään simulaatio- ja mittaustulokset.

Viiveenkorjaimen tärkeimmät ominaisuudet ovat tarkka ryhmäkulkuajan muoto ja tasainen amplitudivaste.
Näiden saavuttamiseksi suunnittelussa on 0tettu huomioon piirin kaksi tärkeintä epäideaalisuutta: transkonduktanssien lähtökonduktanssi sekä parasiittiset kapasitanssit.

Yksinään simuloituna viiveenkorjaimen ominaisuudet olivat lähellä toivottuja.
Viiveenkorjainta edeltävän puskuriasteen kytkeminen kuitenkin huononsi amplitudivasteen tasaisuutta.
Mittaukset osoittivat päästökaistan amplitudivasteessa 2.9 dB:n aaltoilun ryhmäkulkuajan ollessa lähellä toivottua.
ED:2012-11-07
INSSI record number: 45398
+ add basket
« previous | next »
INSSI